Memory architecture - PDFSEARCH.IO - Document Search Engine

Memory architecture
Results: 1714

#	Item
771	KIT 81. 16F84 PIC PROGRAMMER V4 The 16F84 micro-controller uC from Microchip technologies (formerly the 16C84 which is now discontinued) has become the point of entry into the field for many beginners& hobbyists. This is Add to Reading List Source URL: cdn.preterhuman.net Language: English - Date: 2012-10-01 16:12:23 Computer architecture Non-volatile memory Computer memory Integrated circuits Instruction set architectures PIC16x84 PIC microcontroller EPROM Programmer Microcontrollers Computer hardware Electronics
772	Tradeoffs in Buffering Speculative Memory State for Thread-Level Speculation in Multiprocessors ´ GARZARAN ´ MAR´ıA JESUS Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2006-02-05 01:16:31 Central processing unit Computer memory Parallel computing Microarchitecture Process Circular buffer Reduced instruction set computing Cache Computing Computer hardware Computer architecture
773	Empowering Software Debugging Through Architectural Support for Program Rollback Radu Teodorescu and Josep Torrellas Department of Computer Science University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2005-07-29 18:41:35 Central processing unit Computer memory Computer errors Speculative execution CPU cache Kernel Debugging Microarchitecture Software bug Computing Computer architecture Computer hardware
774	Scalable   Cache Miss Handling   For High MLP James Tuck, Luis Ceze, and Josep Torrellas University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2011-01-01 23:58:17 Computer engineering Computer memory Microprocessors CPU cache Cache Memory-level parallelism Runahead Intel Core Microarchitecture Computer architecture Computer hardware Central processing unit
775	Rebound: Scalable Checkpointing for Coherent Shared Memory Rishi Agarwal, Pranav Garg, and Josep Torrellas University of Illinois at Urbana-Champaign, USA {agarwa29,garg11,torrella}@illinois.edu Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2011-04-01 11:24:25 Central processing unit Microprocessors Application checkpointing Computer memory Parallel computing CPU cache Multi-core processor AMD 10h Microarchitecture Computer architecture Computer hardware Computing
776	Bulk Disambiguation of Speculative Threads in Multiprocessors∗ Luis Ceze, James Tuck, C˘alin Cas¸caval† and Josep Torrellas University of Illinois at Urbana-Champaign {luisceze, jtuck, torrellas}@cs.uiuc.edu http:/ Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2006-04-04 17:00:54 Computing Microprocessors Threads Parallel computing CPU cache Computer memory Multithreading Microarchitecture Threading Computer hardware Computer architecture Central processing unit
777	Eliminating Squashes Through Learning Cross-Thread Violations in Speculative Parallelization for Multiprocessors Marcelo Cintra Josep Torrellas Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2001-12-10 19:25:05 Computer architecture CPU cache Memory disambiguation Squash Branch predictor Parallel computing Central processing unit Monitor Speculative execution Computer memory Computing Computer hardware
778	An Exploration of L2 Cache Covert Channels in Virtualized Environments Kaustubh Joshi, Matti Hiltunen, Richard Schlichting Yunjing Xu, Michael Bailey, Add to Reading List Source URL: mdbailey.ece.illinois.edu Language: English - Date: 2014-08-05 13:28:17 Information theory CPU cache Cache Central processing unit Computer memory Amazon Elastic Compute Cloud Hyper-V Covert channel Channel Computing Computer architecture System software
779	TALLATION GUIDE Version 3.5 XP – Vista - Seven Add to Reading List Source URL: www.pcphonehome.com Language: English - Date: 2012-04-18 16:02:41 Computing Password Computer architecture Nonvolatile BIOS memory BIOS Booting System software
780	A Proposal for a UPC Memory Consistency Model, v1.0 Lawrence Berkeley National Lab Tech Report LBNL[removed]Katherine Yelick Dan Bonachea University of California, Berkeley Charles Wallace Add to Reading List Source URL: upc.gwu.edu Language: English - Date: 2013-12-04 13:04:22 Transaction processing Software engineering Computer memory Compiler construction Memory model Programming language design Consistency model Linearizability Universal Product Code Computing Concurrency control Computer architecture

UPDATE